

# INFOTAINMENT EXPANSION BOARD

## TABLE OF CONTENTS


PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM
04	GPIO EXPANDER MAP/TABLE
05	EXPANSION_CONNECTOR
06	AUDIO I/F CODEC - A
07	CODEC-A STEREO LINE IN
08	CODEC-A STEREO MIC 1
09	CODEC-A STEREO MIC 2
10	CODEC-A STEREO LINE OUT
11	AUDIO I/F CODEC - B
12	CODEC-B STEREO LINE IN
13	CODEC-B STEREO MIC 1
14	CODEC-B STEREO MIC 2
15	CODEC-B STEREO LINE OUT
16	VOUT MUX SELECTION
17	HDMI BRIDGE
18	FPD LINK-III SERIALIZER
19	LI/OV CAM MUX
20	LI & OV CAMERA INTERFACE
21	JAMR3 INTERFACE
22	DIR INTERFACE
23	DIR INPUT SELECTION & DIT INTERFACE
24	FPD LINK-III DESERIALIZER
25	HARDWARE SCHEMATICS

REVISION	E3A
VERSION	0.1

REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.1	21 NOV 2019	Drafted from "PROC086E3_SCH, VER: 1.1" Hardware Schematic page Updated	Mistral Design Team		


BLOCK DIAGRAM




GPIO EXPANDER MAP/TABLE

Jacinto7 EVM - Infotainment Expansion Board GPIO Expander						
I2C Bus/ Address	GPIO Port	Net name in INFO Board	Direction	Default	Active	Remarks
			WRT CTRL	state	state	
INFO GPIO Expander - 1 Part# TCA6416ARTWR (AUDIO IO EXPANSION)						
I2C3/0x21	P00	CODEC_RESETh	Output	PD	Active Low	Used as a Reset signal for Audio Codecs A & B
	P01	JAMR3_RESETh	Output	PD	Active Low	Used as a Reset signal for JAMR3 Interface
	P02	JAMR3_PWR_CTRL	Output	NA	Active High	Power EN for JAMR3 Interface
	P03	UB926_RESETh	Output	PD	Active Low	Used as a Reset signal for FPD Audio De-Serializer
	P04	PWR_SW_UB926	Output	PD	Active High	Used as a Power Enable signal for Audio/FPD connector
	P05	UB926_TUNER_RESET	Output	PD	Active Low	Used as a Reset signal for FPD Tuner
	P06	UB926_GPIO_SPARE	Output	NA	NA	SPARE GPIO for Tuner
	P07	UB926_LOCK	Input	NA	NA	Lock Input from Tuner
	P10	DIR_RESETh	Output	PD	Active Low	Used as a Reset signal for DIR interface
	P11	DIR_CKSEL	Output	PU	NA	Used for DIR System clock source selection Low: PLL (VCO) clock, High: XTI clock
	P12	DIR_FMT0	Output	PU	NA	DOUT Audio Data output format - 24-bit, MSB-first, I2S (Default)
	P13	DIR_FMT1	Output	PU	NA	
	P14	DIR_PSCK0	Output	PD	NA	System clock of PLL selection
	P15	DIR_PSCK1	Output	PD	NA	
	P16	AUDEXP_P16	NA	NA	NA	Reserved GPIO
	P17	McASP6_MUX_SEL	Output	PD	NA	User for Mux selection b/w DIR or Tuner
INFO GPIO Expander – 2 Part# TCA6416ARTWR (VIDEO IN/OUT IO EXPANSION)						
I2C1/0x21	P00	NC	NA	NA	NA	Not used
	P01	NC	NA	NA	NA	Not used
	P02	NC	NA	NA	NA	Not used
	P03	NC	NA	NA	NA	Not used
	P04	NC	NA	NA	NA	Not used
	P05	VOUTEXP_P04	NA	NA	NA	Terminated with Test point
	P06	VOUTEXP_P05	NA	NA	NA	Terminated with Test point
	P07	NC	NA	NA	NA	Not used
	P10	HDMI_PDn	Output	PD	Active Low	Used as a Power Down signal for HDMI Transmitter
	P11	HDMI_DDC_OE	Output	PD	Active High	Used for HDMI I2C Translator Enable logic
	P12	HDMI_HPD	Input	NA	NA	Used for detection of HDMI cable Hot plug
	P13	UB921_RESETh	Output	PD	Active Low	Used as a Reset signal for FPD III Display Serializer
	P14	PWR_SW_UB921	Output	PD	Active High	Used as a Power Enable signal for Audio/FPD connector
	P15	UB921_INTB	Input	NA	Active High	FPD III Display Serializer INTB = H, normal
	P16	VOUTEXP_P16	NA	NA	NA	INTB = L, Interrupt request
	P17	VOUTEXP_P17	NA	NA	NA	Terminated with Test point


# EXPANSION/PROCESSOR BOARD INTERFACE



## Supply Decoupling




## BOARD ID EEPROM




## IO EXPANDERS



### AUDIO IO EXPANSION




### VIDEO IN/OUT IO EXPANSION



## I2C Bus Pull-up Resistor Options




## PWR/GND TEST POINTS



Project : J7 EVM		Title EXPANSION CONNECTORS	
Size C		PROC006 001 J7EXPE01EVM	
Date: Thursday, November 21, 2019		Rev E3A	
Sheet 5 of 25			


## AUDIO I/F CODEC - A



CODEC-A STEREO LINE IN

J15-BOTTOM JACK  
LIN L CODEC-A VIN5  
LIN R CODEC-A VIN6



Note: Full scale input is 2Vrms.



CON AUDIO JACK DUAL 6POS 3.50MM FEMALE RT TH

Silkscreen:  
"CODEC-A LIN"

Audio Op-Amp Supply Filter




To AUDIO  
CODEC-A VIN6  
Note: Full scale is 2Vrms differentially

To AUDIO  
CODEC-A VIN5  
Note: Full scale is 2Vrms differentially

Single-Ended to Differential Buffer w/ Anti-Aliasing LPF

CODEC-A STEREO MICROPHONE 1

J16-BOTTOM JACK  
MICIN L CODEC-A VIN1  
MICIN R CODEC-A VIN2




CON AUDIO JACK DUAL 6POS 3.50MM FEMALE RT TH

Silkscreen :  
"CODEC-A MIC1 & 2"


Config Table

		Install	Remove
PASSIVE-MIC (default)	BIAS + PREAMP	R2,R3,R5,R6	R1,R4
ACTIVE-MIC	BIAS ONLY	R1,R2,R4,R5	R3,R6
LINE-INPUT	NO BIAS/PREAMP	R1,R4	R2,R3,R5,R6









## CODEC-A STEREO MICROPHONE 2




### Config Table

		Install	Remove
PASSIVE-MIC (default)	BIAS + PREAMP	R2,R3,R5,R6	R1,R4
ACTIVE-MIC	BIAS ONLY	R1,R2,R4,R5	R3,R6
LINE-INPUT	NO BIAS/PREAMP	R1,R4	R2,R3,R5,R6


CODEC-A STEREO LINE OUT



Audio Op-Amp Supply Filter



AUDIO I/F CODEC-B



Project :  
J7 EVM




Title		
AUDIO I/F CODEC - B		
Size	Rev	
C	PROC086 001 J7EXPE01EVM	E3A
Date: Thursday, November 21, 2019		
Sheet 11 of 25		

CODEC-B STEREO LINE IN


J15-TOP JACK  
LIN L CODEC-B VIN5  
LIN R CODEC-B VIN6

Note: Full scale input is 2Vrms.



CON AUDIO JACK DUAL 6POS 3.5MM FEMALE RT TH

Silkscreen:  
"CODEC-B LIN"



Note: Full scale is 2Vrms differentially

To AUDIO  
CODEC-B VIN6

To AUDIO  
CODEC-B VIN5


Note: Full scale is 2Vrms differentially

Single-Ended to Differential Buffer w/ Anti-Aliasing LPF



# CODEC-B STEREO MICROPHONE 1

Single-Ended to Differential Buffer w/ Anti-Aliasing LPF

J13-BOTTOM JACK  
MICIN L CODEC-B VIN1  
MICIN R CODEC-B VIN2



Silkscreen:  
"CODEC-A MIC 1 & 2"



Config Table

		Install	Remove
PASSIVE-MIC (default)	BIAS + PREAMP	R2,R3,R5,R6	R1,R4
ACTIVE-MIC	BIAS ONLY	R1,R2,R4,R5	R3,R6
LINE-INPUT	NO BIAS/PREAMP	R1,R4	R2,R3,R5,R6

Project :

J7 EVM



Title

CODEC-B STEREO MIC 1

Size

PROC086 001 J7EXPE01EVM

Rev

E3A


Date:

Thursday, November 21, 2019

Sheet

13 of 25





## CODEC-B STEREO MICROPHONE 2



## Config Table

		Install	Remove
PASSIVE-MIC (default)	BIAS + PREAMP	R2,R3,R5,R6	R1,R4
ACTIVE-MIC	BIAS ONLY	R1,R2,R4,R5	R3,R6
LINE-INPUT	NO BIAS/PREAMP	R1,R4	R2,R3,R5,R6

## CODEC-B STEREO LINE OUT






VIN/VOUT MUX SELECTION

MUX Control/Selection Table


MUX_SEL2	MUX_SEL1	MUX_SEL0	FUNCTION	INTERFACE SELECTED
HIGH	HIGH	LOW	A port = B1 port	HDMI (default)
HIGH	HIGH	HIGH	A port = B2 port	CAMERA
HIGH	LOW	HIGH	A port = B3 port	FPD



To HDMI Transmitter

From Camera Inputs


To FPD Link III  
Serializer



To HDMI Transmitter

From Camera Inputs

To FPD Link III  
Serializer




To HDMI Transmitter

From Camera Inputs

To FPD Link III  
Serializer

DIR/TUNER MUX SELECTION



Project :

J7 EVM



Title  
VIN/VOUT MUX SELECTION

Size  
C

PROC0086 001 J7EXPE01EVM


Date: Thursday, November 21, 2019

Sheet 16 of 25


Rev  
E3A



DVI/HDMI TRANSMITTER




DVI Configuration Settings




VREF	BSEL	EDGE	DSEL	BUS WIDTH	LATCH MODE	CLOCK MODE	CLOCK EDGE
0.55V-0.9V	0	0	0	12-bit	Dual-edge	Falling	Differential
	0	0	1	12-bit	Dual-edge	Falling	Single-ended
	0	1	0	12-bit	Dual-edge	Raising	Differential
	0	1	1	12-bit	Dual-edge	Raising	Single-ended
	1	0	0	24-bit	Single-ended	Falling	Single-ended
	1	0	1	24-bit	Single-ended	Falling	Differential
Default	1	1	0	24-bit	Single-ended	Raising	Single-ended
	1	1	1	24-bit	Single-ended	Raising	Differential

ISEL:- Low (default): I2C interface is disabled and chip configuration is specified by BSEL, DSEL, EDGE, VREF pins  
When ISEL: L, DSEL-H- enables de-skew function (default)





# FPD LINK-III DISPLAY SERIALIZER





LI/OV CAM SELECTION MUX


I2C Bus Level Translation




## CAMERA MODULE INTERFACES




# OmniVision Camera Moduel Interface




Leopard Imaging Camera Module Interface



Camera Reference Clock (Optional)








## JAMR3/TUNER INTERFACE

Silkscreen "JAMR3/TUNER INTERFACE"

To Expansion Connector




Note: Net APP\_BD\_PORz is pulled low to hold un-used peripherals in reset.



To Expansion Connector

IO Expander




Project :  
J7 EVM



Title		
JAMR3 INTERFACE		
Size	Rev	
C	PROC086 001 J7EXPE01EVM	E3A
Date: Thursday, November 21, 2019		Sheet 21 of 25

## Digital Audio Interface Receiver (DIR)



## DIR Operation Mode and Clock Source

OPERATION MODE	CKSEL	ERROR Pin Status	CKO, BCKO, LRCKO CLOCK SOURCE
PLL	L	H	PLL (VCO) free-running Clock
		L	PLL recovered clock
XTAL	H	H	XTAL clock
		L	XTAL clock
AUTO	Connected to ERROR Pin	H	XTAL clock
		L	PLL recovered clock (default)


SERIAL AUDIO DATA OUTPUT FORMAT SELECTION

FMT[1:0] SETTING		DOUT SERIAL AUDIO DATA OUTPUT FORMAT
FMT1	FMT0	
L	L	16-bit, MSB-first, Right-justified
L	H	24-bit, MSB-first, Right-justified
H	L	24-bit, MSB-first, Left-justified
H	H	24-bit, MSB-first, I2S (default)



SYSTEM CLK FREQUENCY OF PLL SELECTION

PSCK[1:0] SETTING		OUTPUT CLOCK FROM PLL SOURCE		
PSCK1	PSCK0	SCKO	BCKO	LRCKO
L	L	128 fs	64 fs	fs
L	H	256 fs	64 fs	fs
H	L	384 fs	64 fs	fs
H	H	512 fs	64 fs	fs

Digital Audio Interface Receiver (DIR) INPUT




Digital Audio Interface Transmit (DIT)





FPD LINK-III Audio/Tuner De-SERIALIZER



**MODE Selection**

VCC\_3V3

R17 DNI

MODE\_SEL

R16 61.9K 1% See "R4" in table

DGND

Selected Mode: 0 (Default)	Software Config Only
LFMODE (15 - <85 MHz)	LFMODE (15 - <85 MHz)
REPEATER (OFF)	REPEATER (OFF)
BACK-COMPATIBLE (OFF)	BACK-COMPATIBLE (OFF)
I2S-B OFF. 24B RGB	I2S-B ON. 18B RGB
R3 = <open>	R3 = <open>
R4 = 40.2K, 1% (or any)	R4 = 40.2K, 1% (or any)

**DEVICE ALIAS ID**

VCC\_3V3


R13 57.6K\_1% See "R1" in table

UB926\_IDX

R14 121K\_1% See "R2" in table

DGND

7b' I2C Address	R1	R2
0x3B (default)	57.6K	121K
(other - see DM)		






# HARDWARE SCHEMATICS


## ASSEMBLY NOTES

1. All MSL components should be baked as per JEDEC standard.
2. PCB should be baked at 120 degree for 8 hours.
3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
4. These assemblies are ESD sensitive, ESD precautions shall be observed.
5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
6. Provide serial numbers to the assembled boards for identification.
7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.

## WASHERS



## FIDUCIALS



## LABELS


### Board Serial No.




### Assembly Revision.



## BARE PCB



## LOGOs



Project :

J7 EVM



Title  
HARDWARE SCHEMATICS

Size  
C  
PROC086 001 J7EXPE01EVM

Date: Friday, November 22, 2019

Rev  
E3A

Sheet 25 of 25